An FPGA-based digital class-D amplifier with power supply error correction

Zeqi Yu, Yangyu Fan, Guoyun Lv

科研成果: 书/报告/会议事项章节会议稿件同行评审

摘要

This paper presents the design and implementation of a Field Programmable Gate Array (FPGA)-based two-channel digital class-D amplifier with H-bridge power stages. Because in H-bridge power stages the power supply noise can intermodulate with the input signals to cause errors in the outputs, a power supply noise measurement circuit and two correction blocks are employed in the proposed amplifier to correct the errors. An experimental measurement platform with a 55 V linear unregulated power supply was built to measure the proposed amplifier. The results obtained show that the errors caused by the power supply noise can be corrected in the proposed amplifier and the Total Harmonic Distortion + Noise (THD+N) of the proposed amplifier is 0.039% with 1 kHz, -1 dBFS input.

源语言英语
主期刊名Proceedings of the 2014 9th IEEE Conference on Industrial Electronics and Applications, ICIEA 2014
出版商Institute of Electrical and Electronics Engineers Inc.
1356-1360
页数5
ISBN(电子版)9781479943166
DOI
出版状态已出版 - 20 10月 2014
活动9th IEEE Conference on Industrial Electronics and Applications, ICIEA 2014 - Hangzhou, 中国
期限: 9 6月 201411 6月 2014

出版系列

姓名Proceedings of the 2014 9th IEEE Conference on Industrial Electronics and Applications, ICIEA 2014

会议

会议9th IEEE Conference on Industrial Electronics and Applications, ICIEA 2014
国家/地区中国
Hangzhou
时期9/06/1411/06/14

指纹

探究 'An FPGA-based digital class-D amplifier with power supply error correction' 的科研主题。它们共同构成独一无二的指纹。

引用此