A Novel Circuit and Layout Design of SEU Tolerant SRAM in a 65nm CMOS Process

Xiaoling Lai, Yangming Guo, Jian Zhang, Ting Ju, Qi Zhu, Guochang Zhou

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Fingerprint

Dive into the research topics of 'A Novel Circuit and Layout Design of SEU Tolerant SRAM in a 65nm CMOS Process'. Together they form a unique fingerprint.

Engineering