FPGA based hardware in the loop test of railway traction system

Chen Liu, Rui Ma, Bai Hao, Huan Luo, Fei Gao, Franck Gechter

科研成果: 书/报告/会议事项章节会议稿件同行评审

5 引用 (Scopus)

摘要

Hardware in the loop (HIL) test provides a timesaving and safe environment for testing prototypes. However, the main difficulty for the real time simulation of power electronic system is the modeling method for the complex system. This paper proposes a modeling method for traction system in high speed train for transportation application. In this paper, it proposes hardware in the loop test setup for railway high-speed train with field-programmable gate array (FPGA) boards of dSPACE simulator. Besides, in order to meet the computing power requirement of the system modeling, a multi-processor system of dSPACE is achieved through Gigalink connection. The whole HIL system can be used to evaluate both the hardware and software performance of traction control unit (TCU). The real time simulation results under steady-state and transient conditions demonstrate modeling accuracy and provide detailed insight into the development of this vehicle.

源语言英语
主期刊名Proceedings - 2018 IEEE International Conference on Industrial Electronics for Sustainable Energy Systems, IESES 2018
出版商Institute of Electrical and Electronics Engineers Inc.
206-211
页数6
ISBN(电子版)9781509049745
DOI
出版状态已出版 - 25 4月 2018
已对外发布
活动1st IEEE International Conference on Industrial Electronics for Sustainable Energy Systems, IESES 2018 - Hamilton, 新西兰
期限: 30 1月 20182 2月 2018

出版系列

姓名Proceedings - 2018 IEEE International Conference on Industrial Electronics for Sustainable Energy Systems, IESES 2018
2018-January

会议

会议1st IEEE International Conference on Industrial Electronics for Sustainable Energy Systems, IESES 2018
国家/地区新西兰
Hamilton
时期30/01/182/02/18

指纹

探究 'FPGA based hardware in the loop test of railway traction system' 的科研主题。它们共同构成独一无二的指纹。

引用此