The research of efficient dual-port SRAM data exchange without waiting with FIFO-based cache

Alfred Ji Qianqian, Zhao Ping, Cheng Sen, Tan Jingjing, Wei Xu, Wei Yong

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper proposes a program of efficient dual-port SRAM data exchange without waiting with FIFO-based cache, which is targeted for timely, massive and interactive features of data transmission in MIMO systems, using FIFO as a dual-port SRAM external cache to achieve real-time data exchange between multiple systems or processors. The program can solve time conflict and data covering problem in the competitive state of data storage, reduce the transmission delay to wait for data exchange. This paper uses dual-port SRAM CY7C019 to do a simulation test for the program, which can realize effective addressing between memory and CPU in address mapping way. By the analyses to the system performance, the effectiveness and feasibility of this program is proved.

Original languageEnglish
Title of host publicationWeb Information Systems and Mining - International Conference, WISM 2010, Proceedings
Pages312-319
Number of pages8
EditionM4D
DOIs
StatePublished - 2010
Event2010 International Conference on Web Information Systems and Mining, WISM 2010 - Sanya, China
Duration: 23 Oct 201024 Oct 2010

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
NumberM4D
Volume6318 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference2010 International Conference on Web Information Systems and Mining, WISM 2010
Country/TerritoryChina
CitySanya
Period23/10/1024/10/10

Keywords

  • Address mapping
  • Data exchange
  • Dual-port SRAM
  • FIFO buffer

Fingerprint

Dive into the research topics of 'The research of efficient dual-port SRAM data exchange without waiting with FIFO-based cache'. Together they form a unique fingerprint.

Cite this