Skip to main navigation Skip to search Skip to main content

A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-Phase Systems

  • Zhiyong Dai
  • , Zhen Zhang
  • , Yongheng Yang
  • , Frede Blaabjerg
  • , Yigeng Huangfu
  • , Juxiang Zhang
  • Xidian University
  • Northwestern Polytechnical University Xian
  • Aalborg University

Research output: Contribution to journalArticlepeer-review

35 Scopus citations

Abstract

This letter presents an adaptive frequency-locked loop (FLL) with fixed-length transfer delay units for single-phase systems. By analyzing the relationship between the grid voltage and its transfer delay signals, a linear regression model of the grid voltage is established. Accordingly, a transfer delay based adaptive FLL (TD-AFLL) is proposed. A mathematic proof indicates that the proposed TD-AFLL can reject both phase offset errors and double-frequency oscillatory errors. Thus, the grid voltage parameters can be estimated accurately, even when the frequency drifts away from its nominal value. Moreover, fast dynamics of the TD-AFLL are achieved due to the transfer delay structure. Experiments verify the effectiveness of the proposed method.

Original languageEnglish
Article number8468126
Pages (from-to)4000-4004
Number of pages5
JournalIEEE Transactions on Power Electronics
Volume34
Issue number5
DOIs
StatePublished - May 2019

Keywords

  • Fixed-length transfer delay
  • frequency variations
  • frequency-locked loop (FLL)
  • grid synchronization
  • single-phase systems

Fingerprint

Dive into the research topics of 'A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-Phase Systems'. Together they form a unique fingerprint.

Cite this