A 152 fsrms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration

Zhen Li; Yuxiao Zhou; Haijin Zhang; Sen Jia; Xing Quan; Xiaodong Zhao; Yuanyuan Cui; Xunying Zhang

doi:10.1109/ESSERC66193.2025.11214107

A 152 fs_rms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration

Zhen Li
, Yuxiao Zhou
, Haijin Zhang
, Sen Jia
, Xing Quan
, Xiaodong Zhao
, Yuanyuan Cui
, Xunying Zhang

School of Electronics and Information

Northwestern Polytechnical University Xian
School of Microelectronics, Xidian University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

This paper introduces an injection-locked phase-locked loop (ILPLL) with multi-phase injection and background self-calibrated. By employing multi-phase injection to enhance injection strength, the noise suppression bandwidth is extended and thus achieving low jitter. Moreover, with injection timing and pulsewidth calibration, the noise suppression bandwidth is further improved, while achieving low spur. The proposed ILPLL is fabricated in a 28-nm CMOS, achieving 152 fs RMS jitter with - 66.5dB cspur and - 247.4dB FoM_jitter at 2.4 GHz working frequency. The total power consumption is 7.8 mW from 0.9 V supply voltage.

Original language	English
Title of host publication	Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025
Publisher	IEEE Computer Society
Pages	161-164
Number of pages	4
ISBN (Electronic)	9798331525392
DOIs	https://doi.org/10.1109/ESSERC66193.2025.11214107
State	Published - 2025
Event	51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025 - Munich, Germany Duration: 8 Sep 2025 → 11 Sep 2025

Publication series

Name	European Solid-State Circuits Conference
ISSN (Print)	1930-8833

Conference

Conference	51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025
Country/Territory	Germany
City	Munich
Period	8/09/25 → 11/09/25

Keywords

ILPLL
multi-phase injection
ring oscillator
self-calibrated injection pulse

Access to Document

10.1109/ESSERC66193.2025.11214107

Cite this

Li, Z., Zhou, Y., Zhang, H., Jia, S., Quan, X., Zhao, X., Cui, Y., & Zhang, X. (2025). A 152 fs_rms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration. In Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025 (pp. 161-164). (European Solid-State Circuits Conference). IEEE Computer Society. https://doi.org/10.1109/ESSERC66193.2025.11214107

@inproceedings{6fc9eba7b73942f69e80b77fc482686c,

title = "A 152 fsrms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration",

abstract = "This paper introduces an injection-locked phase-locked loop (ILPLL) with multi-phase injection and background self-calibrated. By employing multi-phase injection to enhance injection strength, the noise suppression bandwidth is extended and thus achieving low jitter. Moreover, with injection timing and pulsewidth calibration, the noise suppression bandwidth is further improved, while achieving low spur. The proposed ILPLL is fabricated in a 28-nm CMOS, achieving 152 fs RMS jitter with - 66.5dB cspur and - 247.4dB FoMjitter at 2.4 GHz working frequency. The total power consumption is 7.8 mW from 0.9 V supply voltage.",

keywords = "ILPLL, multi-phase injection, ring oscillator, self-calibrated injection pulse",

author = "Zhen Li and Yuxiao Zhou and Haijin Zhang and Sen Jia and Xing Quan and Xiaodong Zhao and Yuanyuan Cui and Xunying Zhang",

note = "Publisher Copyright: {\textcopyright} 2025 IEEE.; 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025 ; Conference date: 08-09-2025 Through 11-09-2025",

year = "2025",

doi = "10.1109/ESSERC66193.2025.11214107",

language = "英语",

series = "European Solid-State Circuits Conference",

publisher = "IEEE Computer Society",

pages = "161--164",

booktitle = "Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025",

}

Li, Z, Zhou, Y, Zhang, H, Jia, S, Quan, X, Zhao, X, Cui, Y & Zhang, X 2025, A 152 fs_rms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration. in Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025. European Solid-State Circuits Conference, IEEE Computer Society, pp. 161-164, 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025, Munich, Germany, 8/09/25. https://doi.org/10.1109/ESSERC66193.2025.11214107

A 152 fs_rms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration. / Li, Zhen; Zhou, Yuxiao; Zhang, Haijin et al.
Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025. IEEE Computer Society, 2025. p. 161-164 (European Solid-State Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 152 fsrms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration

AU - Li, Zhen

AU - Zhou, Yuxiao

AU - Zhang, Haijin

AU - Jia, Sen

AU - Quan, Xing

AU - Zhao, Xiaodong

AU - Cui, Yuanyuan

AU - Zhang, Xunying

PY - 2025

Y1 - 2025

N2 - This paper introduces an injection-locked phase-locked loop (ILPLL) with multi-phase injection and background self-calibrated. By employing multi-phase injection to enhance injection strength, the noise suppression bandwidth is extended and thus achieving low jitter. Moreover, with injection timing and pulsewidth calibration, the noise suppression bandwidth is further improved, while achieving low spur. The proposed ILPLL is fabricated in a 28-nm CMOS, achieving 152 fs RMS jitter with - 66.5dB cspur and - 247.4dB FoMjitter at 2.4 GHz working frequency. The total power consumption is 7.8 mW from 0.9 V supply voltage.

AB - This paper introduces an injection-locked phase-locked loop (ILPLL) with multi-phase injection and background self-calibrated. By employing multi-phase injection to enhance injection strength, the noise suppression bandwidth is extended and thus achieving low jitter. Moreover, with injection timing and pulsewidth calibration, the noise suppression bandwidth is further improved, while achieving low spur. The proposed ILPLL is fabricated in a 28-nm CMOS, achieving 152 fs RMS jitter with - 66.5dB cspur and - 247.4dB FoMjitter at 2.4 GHz working frequency. The total power consumption is 7.8 mW from 0.9 V supply voltage.

KW - ILPLL

KW - multi-phase injection

KW - ring oscillator

KW - self-calibrated injection pulse

UR - https://www.scopus.com/pages/publications/105024562404

U2 - 10.1109/ESSERC66193.2025.11214107

DO - 10.1109/ESSERC66193.2025.11214107

M3 - 会议稿件

AN - SCOPUS:105024562404

T3 - European Solid-State Circuits Conference

SP - 161

EP - 164

BT - Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025

PB - IEEE Computer Society

T2 - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025

Y2 - 8 September 2025 through 11 September 2025

ER -

Li Z, Zhou Y, Zhang H, Jia S, Quan X, Zhao X et al. A 152 fs_rms Ring-Vco-Based Injection-Locked PLL Using Multi-Phase Injection with Injection Timing and Pulsewidth Calibration. In Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025. IEEE Computer Society. 2025. p. 161-164. (European Solid-State Circuits Conference). doi: 10.1109/ESSERC66193.2025.11214107